

United States Patent and Trademark Office

M

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
09/939,498	08/24/2001	Vivek Subramanian	10519/30	3758	
757	7590 01/18/2005		EXAMINER		
	OFER GILSON & LION	VU, D	VU, DAVID		
P.O. BOX 10 CHICAGO,		ART UNIT	PAPER NUMBER		
omerico,	12 00010	2818			
			DATE MAILED: 01/18/2005		

Please find below and/or attached an Office communication concerning this application or proceeding.

Office Action Summary		Application	No.	Applicant(s)				
		09/939,498		SUBRAMANIAN ET AL.				
		Examiner		Art Unit				
		DAVID VU		2818				
The MAILING DATE of this communication appears on the cover sheet with the correspondence address Period for Reply								
A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION. - Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication. - If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely. - If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication. - Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). - Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).								
Status 1)⊠								
2a)□								
· <u>-</u>	,			raccoution as to th	ha marita ia			
3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213. Disposition of Claims								
4)⊠ Claim(s) <i>95-125</i> is/are pending in the application.								
,,	4a) Of the above claim(s) 101-106 is/are withdrawn from consideration.							
5)□	☐ Claim(s) is/are allowed.							
·	6)⊠ Claim(s) <u>95-100 and 107-125</u> is/are rejected.							
7)								
8) Claim(s) are subject to restriction and/or election requirement.								
Applicati	ion Papers							
9)☐ The specification is objected to by the Examiner.								
10)🖂	The drawing(s) filed on 24 August 2001 is/are:	a)⊠ accepted	or b) objected to b	y the Examiner.				
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).								
11)☐ The proposed drawing correction filed on is: a)☐ approved b)☐ disapproved by the Examiner.								
If approved, corrected drawings are required in reply to this Office action.								
12) The oath or declaration is objected to by the Examiner.								
Priority under 35 U.S.C. §§ 119 and 120								
13) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).								
a) ☐ All b) ☐ Some * c) ☐ None of:								
	1. Certified copies of the priority documents have been received.							
•	2. Certified copies of the priority documents have been received in Application No							
 Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)). * See the attached detailed Office action for a list of the certified copies not received. 								
14) Acknowledgment is made of a claim for domestic priority under 35 U.S.C. § 119(e) (to a provisional application).								
a) ☐ The translation of the foreign language provisional application has been received. 15)☐ Acknowledgment is made of a claim for domestic priority under 35 U.S.C. §§ 120 and/or 121.								
Attachment(s)								
2) Notic	re of References Cited (PTO-892) re of Draftsperson's Patent Drawing Review (PTO-948) mation Disclosure Statement(s) (PTO-1449) Paper No(s) <u>03</u>	5)		y (PTO-413) Paper No Patent Application (PT				

DETAILED ACTION

Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

This application currently names joint inventors. In considering patentability of the claims under 35 U.S.C. 103(a), the examiner presumes that the subject matter of the various claims was commonly owned at the time any inventions covered therein were made absent any evidence to the contrary. Applicant is advised of the obligation under 37 CFR 1.56 to point out the inventor and invention dates of each claim that was not commonly owned at the time a later invention was made in order for the examiner to consider the applicability of 35 U.S.C. 103(c) and potential 35 U.S.C. 102(e), (f) or (g) prior art under 35 U.S.C. 103(a).

1. Claims 95 and 97-100 are rejected under 35 U.S.C. 103(a) as being unpatentable over Hart et al. (US 5,970,372, herein after Hart) in view of Zhang (US 5,835,396).

Hart in related text (Col. 9, Lines 49-62; Col. 7, Lines 3-15 and Col. 13, Line. 41-Col. 14, Line. 30) and figure (Fig. 2) discloses a process for fabricating a state change element in a 3-D semiconductor memory device comprising the steps of: forming a semiconductor layer 201;

oxidizing at least a portion of the semiconductor layer in a plasma to form an oxide antifuse layer 202 overlying the semiconductor layer 201. The above process was repeating for multiple memory layers, each memory layer comprising vertically fabricated memory cells (See Col. 9, Line 63-Col. 12, Line 32 and Figures. 7-10B).

Hart fails to expressly disclose forming a plurality of memory cells stacked vertically above one another. However, Zhang teaches a three-dimensional arrangement of memory elements in which each memory level is stacked on top of another (figs. 1 and 13). It would have been obvious to one of ordinary skill in the art at the time the invention was made to modify the invention of Hart by using the multiple memory levels as taught by Zhang in order to increase the memory density (col. 1, lines 63-67).

2. Claims 116-119 are rejected under 35 U.S.C. 103(a) as being unpatentable over Hart et al. (US 5,970,372) in view of Zhang (US 5,835,396).

In re claims 116-118, Hart in related text (Col. 9, Lines 49-62; Col. 7, Lines 3-15 and Col. 13, Line. 41-Col. 14, Line. 30) and figure (Fig. 2) discloses a process for fabricating a single element antifuse in a 3-D semiconductor memory device comprising: forming a first active electrode layer 201; oxidizing at least a portion of the first active electrode layer in a plasma to form an oxide antifuse layer 202 thereon; and forming a second active electrode layer 203 overlying and in intimate contact with oxide antifuse layer 202.

Hart fails to expressly disclose forming a plurality of memory cells stacked vertically above one another. However, Zhang teaches a three-dimensional arrangement of memory elements in which each memory level is stacked on top of another (figs. 1 and 13). It would have

Art Unit: 2818

been obvious to one of ordinary skill in the art at the time the invention was made to modify the invention of Hart by using the multiple memory levels as taught by Zhang in order to increase the memory density (col. 1, lines 63-67).

In re claim 119, Hart discloses forming a first conductor lead below the first active electrode layer and forming a second conductor lead above the second active electrode layer, wherein each of the first and second conductor leads are orthogonally disposed relative to one another (See Col. 9, Line 63-Col. 12, Line 32 and Figures. 7-10B).

3. Claims 120-121 are rejected under 35 U.S.C. 103(a) as being unpatentable over Hart et al. (US 5,970,372) in view of Zhang (US 5,835,396).

In re claim 120, Hart in related text (Col. 9, Lines 49-62; Col. 7, Lines 3-15 and Col. 13, Line. 41-Col. 14, Line. 30) and figure (Fig. 2) discloses a process for fabricating a 3-D semiconductor memory device comprising the steps of: forming a first stack comprising a state change element 202; and forming a second stack comprising a state change element overlying the first stack (See Col. 9, Line 63-Col. 12, Line 32 and Figures. 7-10B), wherein forming each of the first stack and the second stack comprises forming a semiconductor layer 201; and oxidizing at least a portion of the semiconductor layer in a plasma to form an oxide antifuse layer 202 overlying the semiconductor layer 201.

Hart fails to expressly disclose forming a plurality of memory cells stacked vertically above one another. However, Zhang teaches a three-dimensional arrangement of memory elements in which each memory level is stacked on top of another (figs. 1 and 13). It would have

Art Unit: 2818

been obvious to one of ordinary skill in the art at the time the invention was made to modify the invention of Hart by using the multiple memory levels as taught by Zhang in order to increase the memory density (col. 1, lines 63-67).

In re claim 121, Hart discloses forming orthogonally disposed conductor leads above and below each of the first and second stacks (See Col. 9, Line 63-Col. 12, Line 32 and Figures. 7-10B).

4. Claim 125 is rejected under 35 U.S.C. 103(a) as being unpatentable over Hart et al. (US 5,970,372) in view of Zhang (US 5,835,396).

Hart in related text (Col. 9, Lines 49-62; Col. 7, Lines 3-15 and Col. 13, Line. 41-Col. 14, Line. 30) and figure (Fig. 2) discloses a process for fabricating a pillar in a 3-D semiconductor memory device, wherein the pillar includes a steering element 201 and a state change element 202 vertically arranged between orthogonally disposed conductors leads (See Col. 9, Line 63-Col. 12, Line 32 and Figures. 7-10B), the process comprising the steps of: forming a semiconductor layer 201; and oxidizing at least a portion of the semiconductor layer 201 in a plasma to form an oxide antifuse layer 202 overlying the semiconductor layer 201.

Hart fails to expressly disclose forming a plurality of memory cells stacked vertically above one another. However, Zhang teaches a three-dimensional arrangement of memory elements in which each memory level is stacked on top of another (figs. 1 and 13). It would have been obvious to one of ordinary skill in the art at the time the invention was made to modify the

Art Unit: 2818

invention of Hart by using the multiple memory levels as taught by Zhang in order to increase the memory density (col. 1, lines 63-67).

5. Claims 107 and 109-115 are rejected under 35 U.S.C. 103(a) as being unpatentable over Hart et al. (US 5,970,372) in view of McCollum et al. (US 5,763,299, herein after McCollum) and further in view of Zhang (US 5,835,396).

Hart in related text (Col. 9, Lines 49-62; Col. 7, Lines 3-15 and Col. 13, Line. 41-Col. 14, Line. 30) and figure (Fig. 2) discloses a process for fabricating a multiplayer amorphous silicon antifuse device comprising: forming a first conductor layer 102; forming a first semiconductor layer 201 overlying the conductor layer 102; oxidizing at least a portion of the first semiconductor layer in a plasma to form an oxide layer 202 thereon; forming a second semiconductor layer 203 overlying the oxide layer 202. The above process was repeating for multiple memory layers, each memory layer comprising vertically fabricated memory cells (See Col. 9, Line 63-Col. 12, Line 32 and Figures. 7-10B).

Hart fails to expressly disclose sequentially etching the second semiconductor layer, the oxide layer, the first semiconductor layer and the first conductor layer to form a line;

McCollum in related text (Col. 6, Lines 43-50) and figures (Fig. 3b) discloses an etching step after completion of the stacked antifuse structure 24.

However, given the substantial Hart in view of McCollum, it would have been obvious to one with ordinary skill in the art at the time of the invention using a single etch step for forming the stacked antifuse structure. An advantage of a McCollum invention is that the number of mask, deposition, or etching steps is reduced.

Art Unit: 2818

The combination of Hart and McCollum discloses a process for fabricating a multiplayer amorphous silicon antifuse device as describe above. However, Hart and McCollum fail to disclose forming a plurality of memory cells stacked vertically above one another. However, Zhang teaches a three-dimensional arrangement of memory elements in which each memory level is stacked on top of another (figs. 1 and 13). It would have been obvious to one of ordinary skill in the art at the time the invention was made to modify the invention of Hart by using the multiple memory levels as taught by Zhang in order to increase the memory density (col. 1, lines 63-67).

6. Claims 122 and 124 are rejected under 35 U.S.C. 103(a) as being unpatentable over Hart et al. (US 5,970,372) in view of McCollum et al. (US 5,763,299) and further in view of Zhang (US 5,835,396).

Hart in related text (Col. 9, Lines 49-62; Col. 7, Lines 3-15 and Col. 13, Line. 41-Col. 14, Line. 30) and figure (Fig. 2) discloses a process for fabricating a line comprising: forming a first conductor layer 102; forming a first semiconductor layer 201 overlying the conductor layer 102; oxidizing at least a portion of the first semiconductor layer in a plasma to form an oxide layer 202 thereon; forming a second semiconductor layer 203 overlying the oxide layer 202; etching the second semiconductor layer, the oxide layer, the first semiconductor layer and the first conductor layer to form a line. The above process was repeating for multiple memory levels, in which a first conductor layer of the first line orthogonal to the first conductor layer of the second line (See Col. 9, Line 63-Col. 12, Line 32 and Figures. 7-10B).

Art Unit: 2818

Hart fails to expressly disclose sequentially etching the second semiconductor layer, the oxide layer, the first semiconductor layer and the first conductor layer to form a line.

McCollum in related text (Col. 6, Lines 43-50) and figures (Fig. 3b) discloses an etching step after completion of the stacked antifuse structure 24 by using the oxide plasma process.

However, given the substantial Hart et al. in view of McCollum, it would have been obvious to one with ordinary skill in the art at the time of the invention using a single etch step for forming the stacked antifuse structure. An advantage of a McCollum invention is that the number of mask, deposition, or etching steps is reduced.

The combination of Hart and McCollum discloses a process for fabricating a multiplayer amorphous silicon antifuse device as describe above. However, Hart and McCollum fail to disclose forming a plurality of memory cells stacked vertically above one another. However, Zhang teaches a three-dimensional arrangement of memory elements in which each memory level is stacked on top of another (figs. 1 and 13). It would have been obvious to one of ordinary skill in the art at the time the invention was made to modify the invention of Hart by using the multiple memory levels as taught by Zhang in order to increase the memory density (col. 1, lines 63-67).

7. Claim 123 is rejected under 35 U.S.C. 103(a) as being unpatentable over Hart et al. (US 5,970,372) in view of McCollum et al. (US 5,763,299) and further in view of Zhang (US 5,835,396).

Hart in related text (Col. 9, Lines 49-62; Col. 7, Lines 3-15 and Col. 13, Line. 41-Col. 14, Line. 30) and figure (Fig. 2) discloses a process for fabricating a 3-D semiconductor memory

Art Unit: 2818

device comprising the steps of: forming a first stack comprising a steering element 201 and a state change element 202. The above process was repeating for multiple memory levels (See Col. 9, Line 63-Col. 12, Line 32 and Figures. 7-10B).

Hart fails to expressly disclose etching the stack to form a line by using a plasma oxidation process.

McCollum in related text (Col. 6, Lines 43-50) and figures (Fig. 3b) discloses an etching step after completion of the stacked antifuse structure 24 by using the oxide plasma process. It would have been obvious to one of ordinary skill in the art at the time the invention was made to use the method of McCollum in the process of Hart, within the general skill of a worker in the art, to select a known method on the basis of its suitability for its intended use is a matter of obvious design choice.

The combination of Hart and McCollum discloses a process for fabricating a multiplayer amorphous silicon antifuse device as describe above. However, Hart and McCollum fail to disclose forming a plurality of memory cells stacked vertically above one another. However, Zhang teaches a three-dimensional arrangement of memory elements in which each memory level is stacked on top of another (figs. 1 and 13). It would have been obvious to one of ordinary skill in the art at the time the invention was made to modify the invention of Hart by using the multiple memory levels as taught by Zhang in order to increase the memory density (col. 1, lines 63-67).

Art Unit: 2818

8. Claim 96 is rejected under 35 U.S.C. 103(a) as being unpatentable over Hart et al. (US 5,970,372) in view of Zhang (US 5,835,396) as applied to claim 95 above, and further in view of Miyasaka (US 6,444,507).

The combination of Hart and Zhang discloses a process for fabricating a multiplayer amorphous silicon antifuse device as describe above but fails to disclose the temperature of the oxidation process.

Miyasaka in related text, (Col. 25, Line 63-Col. 26, Line 55) disclose the step of oxidizing at least a portion of the first semiconductor layer comprises plasma oxidation at a temperature of about 150-450°C. It would have been obvious to one with ordinary skill in the art at the time of the invention to judiciously adjust and control the temperature of the oxidation process through routine experimentation and optimization to achieve optimum benefits (see MPEP 2144.05) and it would not yield any unexpected results.

9. Claim 108 is rejected under 35 U.S.C. 103(a) as being unpatentable over Hart et al. (US 5,970,372) in view of McCollum et al. (US 5,763,299) and further in view of Zhang (US 5,835,396) as applied to claim 107 above, and further in view of Miyasaka (US 6,444,507).

The combination of Hart, McCollum and Zhang discloses a process for fabricating a multiplayer amorphous silicon antifuse device as describe above but fails to disclose the temperature of the oxidation process.

Miyasaka in related text, (Col. 25, Line 63-Col. 26, Line 55) disclose the step of oxidizing at least a portion of the first semiconductor layer comprises plasma oxidation at a temperature of about 150-450°C. It would have been obvious to one with ordinary skill in the art

Art Unit: 2818

at the time of the invention to judiciously adjust and control the temperature of the oxidation process through routine experimentation and optimization to achieve optimum benefits (see MPEP 2144.05) and it would not yield any unexpected results.

Conclusion

10. Any inquiry concerning this communication or earlier communications from the examiner should be directed to David Vu whose telephone number is (571) 272-1798. The examiner can normally be reached on Monday-Friday from 8:00am to 5:00pm. If attempt to reach the examiner by telephone are unsuccessful, the examiner's supervisor, David Nelms can be reached on (571) 272-1787. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR, Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Shulared

David Vu

January 11, 2005.